

74AUP1Z04

Low-power X-tal driver with enable and internal resistor

Rev. 01 — 12 December 2006

Product data sheet

1. General description

The 74AUP1Z04 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74AUP1Z04 combines the functions of the 74AUP1GU04 and 74AUP1G04 with enable circuitry and an internal bias resistor to provide a device optimized for use in crystal oscillator applications.

This device ensures a very low static and dynamic power consumption across the entire V_{CC} range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I_{OFF} at output Y. The I_{OFF} circuitry disables the output Y, preventing the damaging backflow current through the device when it is powered down.

When not in use the \overline{EN} input can be driven HIGH, pulling up the X1 input and putting the device in a low power disable mode. Schmitt-trigger action at the \overline{EN} input makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 0.8 V to 3.6 V.

The integration of the two devices into the 74AUP1Z04 produces the benefits of a compact footprint, lower power dissipation and stable operation over a wide range of frequency and temperature.

2. Features

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- ESD protection:
 - ◆ HBM JESD22-A114D Class 3A exceeds 5000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
 - ◆ CDM JESD22-C101C exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \mu\text{A}$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial Power-down mode operation at output Y
- Multiple package options
- Specified from $-40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ and $-40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$

3. Ordering information

Table 1. Ordering information


Type number	Package			Version
	Temperature range	Name	Description	
74AUP1Z04GW	-40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363
74AUP1Z04GM	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm	SOT886
74AUP1Z04GF	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1 × 0.5 mm	SOT891

4. Marking

Table 2. Marking


Type number	Marking code
74AUP1Z04GW	a4
74AUP1Z04GM	a4
74AUP1Z04GF	a4

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
$\overline{\text{EN}}$	1	enable input (active LOW)
GND	2	ground (0 V)
X1	3	data input
X2	4	data output
V _{CC}	5	supply voltage
Y	6	data output

7. Functional description

Table 4. Function table^[1]

Input		Output		
$\overline{\text{EN}}$	X1	X2	Y	
L	L	H	L	
L	H	L	H	
H	L	H	L	
H	H	L	H	

[1] H = HIGH voltage level;
L = LOW voltage level.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
I_{IK}	input clamping current	$V_I < 0$ V	-	-50	mA
V_I	input voltage		[1] -0.5	+4.6	V
I_{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
V_O	output voltage		[1] -0.5	$V_{CC} + 0.5$	V
I_O	output current	$V_O = 0$ V to V_{CC}	-	±20	mA
I_{CC}	supply current		-	+50	mA
I_{GND}	ground current		-	-50	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40$ °C to +125 °C	[2] -	250	mW

[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SC-88 packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K.
For XSON6 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		0.8	3.6	V
V_I	input voltage		0	3.6	V
V_O	output voltage		0	V_{CC}	V
T_{amb}	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 0.8$ V to 3.6 V	0	200	ns/V

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{amb} = 25$ °C						
V_{IH}	HIGH-level input voltage	X1 input				
		$V_{CC} = 0.8$ V to 3.6 V	$0.75 \times V_{CC}$	-	-	V
		\overline{EN} input				
		$V_{CC} = 0.8$ V	$0.70 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9$ V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3$ V to 2.7 V	1.6	-	-	V
		$V_{CC} = 3.0$ V to 3.6 V	2.0	-	-	V

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL}	LOW-level input voltage	X1 input				
		V _{CC} = 0.8 V to 3.6 V	-	-	0.25 × V _{CC}	V
		\overline{EN} input				
		V _{CC} = 0.8 V	-	-	0.30 × V _{CC}	V
		V _{CC} = 0.9 V to 1.95 V	-	-	0.35 × V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 3.0 V to 3.6 V	-	-	0.9	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 μA; V _{CC} = 0.8 V to 3.6 V	V _{CC} - 0.1	-	-	V
		I _O = -1.1 mA; V _{CC} = 1.1 V	0.75 × V _{CC}	-	-	V
		I _O = -1.7 mA; V _{CC} = 1.4 V	1.11	-	-	V
		I _O = -1.9 mA; V _{CC} = 1.65 V	1.32	-	-	V
		I _O = -2.3 mA; V _{CC} = 2.3 V	2.05	-	-	V
		I _O = -3.1 mA; V _{CC} = 2.3 V	1.9	-	-	V
		I _O = -2.7 mA; V _{CC} = 3.0 V	2.72	-	-	V
		I _O = -4.0 mA; V _{CC} = 3.0 V	2.6	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 μA; V _{CC} = 0.8 V to 3.6 V	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	0.3 × V _{CC}	V
		I _O = 1.7 mA; V _{CC} = 1.4 V	-	-	0.31	V
		I _O = 1.9 mA; V _{CC} = 1.65 V	-	-	0.31	V
		I _O = 2.3 mA; V _{CC} = 2.3 V	-	-	0.31	V
		I _O = 3.1 mA; V _{CC} = 2.3 V	-	-	0.44	V
		I _O = 2.7 mA; V _{CC} = 3.0 V	-	-	0.31	V
		I _O = 4.0 mA; V _{CC} = 3.0 V	-	-	0.44	V
I _I	input leakage current	X1 input				
		V _I = \overline{EN} = V _{CC} ; V _{CC} = 0 V to 3.6 V	-	-	±0.1	μA
		\overline{EN} input				
		V _I = GND to 3.6 V; V _{CC} = 0 V to 3.6 V	-	-	±0.1	μA
I _{pu}	pull-up current	X1 input; \overline{EN} = V _{CC}				
		V _I = GND; V _{CC} = 0.8 V to 3.6 V	-	-	15	μA
I _{fbck}	feedback current	X1 input				
		V _I = GND or V _{CC} ; \overline{EN} = GND; V _{CC} = 0.8 V to 3.6 V	-	-	7.5	μA
I _{OFF}	power-off leakage current	V _I or V _O = 0 V to 3.6 V; V _{CC} = 0 V	[1]	-	±0.2	μA
ΔI _{OFF}	additional power-off leakage current	V _I or V _O = 0 V to 3.6 V; V _{CC} = 0 V to 0.2 V	[1]	-	±0.2	μA
I _{CC}	supply current	V _I = GND or V _{CC} ; I _O = 0 A; \overline{EN} = GND; V _{CC} = 0.8 V to 3.6 V	-	-	10	μA

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ΔI_{CC}	additional supply current	\overline{EN} input				
		$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$	-	-	40	μA
C_I	input capacitance	X1 input				
		$V_{CC} = 0 \text{ V to } 3.6 \text{ V}; V_I = \text{GND or } V_{CC}$	-	1.5	-	pF
		\overline{EN} input				
		$V_{CC} = 0 \text{ V to } 3.6 \text{ V}; V_I = \text{GND or } V_{CC}$	-	0.8	-	pF
C_O	output capacitance	X2 output				
		$V_O = \text{GND}; V_{CC} = 0 \text{ V}$	-	2.0	-	pF
		Y output				
		$V_O = \text{GND}; V_{CC} = 0 \text{ V}$	-	1.8	-	pF
$T_{\text{amb}} = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$						
V_{IH}	HIGH-level input voltage	X1 input				
		$V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	$0.75 \times V_{CC}$	-	-	V
		\overline{EN} input				
		$V_{CC} = 0.8 \text{ V}$	$0.70 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	-	-	V
V_{IL}	LOW-level input voltage	X1 input				
		$V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	-	-	$0.25 \times V_{CC}$	V
		\overline{EN} input				
		$V_{CC} = 0.8 \text{ V}$	-	-	$0.30 \times V_{CC}$	V
		$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$	-	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = -20 \mu\text{A}; V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	$V_{CC} - 0.1$	-	-	V
		$I_O = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.7 \times V_{CC}$	-	-	V
		$I_O = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.03	-	-	V
		$I_O = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.30	-	-	V
		$I_O = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.97	-	-	V
		$I_O = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.85	-	-	V
		$I_O = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.67	-	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.55	-	-	V

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 μA; V _{CC} = 0.8 V to 3.6 V	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	0.3 × V _{CC}	V
		I _O = 1.7 mA; V _{CC} = 1.4 V	-	-	0.37	V
		I _O = 1.9 mA; V _{CC} = 1.65 V	-	-	0.35	V
		I _O = 2.3 mA; V _{CC} = 2.3 V	-	-	0.33	V
		I _O = 3.1 mA; V _{CC} = 2.3 V	-	-	0.45	V
		I _O = 2.7 mA; V _{CC} = 3.0 V	-	-	0.33	V
I _I	input leakage current	X1 input				
		V _I = $\overline{\text{EN}}$ = V _{CC} ; V _{CC} = 0 V to 3.6 V	-	-	±0.5	μA
I _{pu}	pull-up current	$\overline{\text{EN}}$ input				
		V _I = GND to 3.6 V; V _{CC} = 0 V to 3.6 V	-	-	±0.5	μA
I _{fbck}	feedback current	X1 input				
		V _I = GND or V _{CC} ; $\overline{\text{EN}}$ = GND; V _{CC} = 0.8 V to 3.6 V	-	-	7.5	μA
I _{OFF}	power-off leakage current	V _I or V _O = 0 V to 3.6 V; V _{CC} = 0 V	[1]	-	±0.5	μA
ΔI _{OFF}	additional power-off leakage current	V _I or V _O = 0 V to 3.6 V; V _{CC} = 0 V to 0.2 V	[1]	-	±0.6	μA
I _{CC}	supply current	V _I = GND or V _{CC} ; I _O = 0 A; $\overline{\text{EN}}$ = GND; V _{CC} = 0.8 V to 3.6 V	-	-	20	μA
ΔI _{CC}	additional supply current	$\overline{\text{EN}}$ input				
		V _I = V _{CC} - 0.6 V; I _O = 0 A; V _{CC} = 3.3 V	-	-	50	μA

T_{amb} = -40 °C to +125 °C

V _{IH}	HIGH-level input voltage	X1 input				
		V _{CC} = 0.8 V to 3.6 V	0.75 × V _{CC}	-	-	V
		$\overline{\text{EN}}$ input				
		V _{CC} = 0.8 V	0.75 × V _{CC}	-	-	V
		V _{CC} = 0.9 V to 1.95 V	0.70 × V _{CC}	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.6	-	-	V
		V _{CC} = 3.0 V to 3.6 V	2.0	-	-	V

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL}	LOW-level input voltage	X1 input				
		V _{CC} = 0.8 V to 3.6 V	-	-	0.25 × V _{CC}	V
		$\overline{\text{EN}}$ input				
		V _{CC} = 0.8 V	-	-	0.25 × V _{CC}	V
		V _{CC} = 0.9 V to 1.95 V	-	-	0.30 × V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}				V
		I _O = -20 μA; V _{CC} = 0.8 V to 3.6 V	V _{CC} - 0.11	-	-	V
		I _O = -1.1 mA; V _{CC} = 1.1 V	0.6 × V _{CC}	-	-	V
		I _O = -1.7 mA; V _{CC} = 1.4 V	0.93	-	-	V
		I _O = -1.9 mA; V _{CC} = 1.65 V	1.17	-	-	V
		I _O = -2.3 mA; V _{CC} = 2.3 V	1.77	-	-	V
		I _O = -3.1 mA; V _{CC} = 2.3 V	1.67	-	-	V
		I _O = -2.7 mA; V _{CC} = 3.0 V	2.40	-	-	V
		I _O = -4.0 mA; V _{CC} = 3.0 V	2.30	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}				V
		I _O = 20 μA; V _{CC} = 0.8 V to 3.6 V	-	-	0.11	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	0.33 × V _{CC}	V
		I _O = 1.7 mA; V _{CC} = 1.4 V	-	-	0.41	V
		I _O = 1.9 mA; V _{CC} = 1.65 V	-	-	0.39	V
		I _O = 2.3 mA; V _{CC} = 2.3 V	-	-	0.36	V
		I _O = 3.1 mA; V _{CC} = 2.3 V	-	-	0.50	V
		I _O = 2.7 mA; V _{CC} = 3.0 V	-	-	0.36	V
		I _O = 4.0 mA; V _{CC} = 3.0 V	-	-	0.50	V
I _I	input leakage current	X1 input				
		V _I = $\overline{\text{EN}}$ = V _{CC} ; V _{CC} = 0 V to 3.6 V	-	-	±0.5	μA
		$\overline{\text{EN}}$ input				
		V _I = GND to 3.6 V; V _{CC} = 0 V to 3.6 V	-	-	±0.75	μA
I _{pu}	pull-up current	X1 input; $\overline{\text{EN}}$ = V _{CC}				
		V _I = GND; V _{CC} = 0.8 V to 3.6 V	-	-	15	μA
I _{fbck}	feedback current	X1 input				
		V _I = GND or V _{CC} ; $\overline{\text{EN}}$ = GND; V _{CC} = 0.8 V to 3.6 V	-	-	7.5	μA
I _{OFF}	power-off leakage current	V _I or V _O = 0 V to 3.6 V; V _{CC} = 0 V	[1]	-	±0.75	μA
ΔI _{OFF}	additional power-off leakage current	V _I or V _O = 0 V to 3.6 V; V _{CC} = 0 V to 0.2 V	[1]	-	±0.75	μA

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{CC}	supply current	$V_I = \text{GND}$ or V_{CC} ; $I_O = 0 \text{ A}$; $\overline{\text{EN}} = \text{GND}$; $V_{CC} = 0.8 \text{ V}$ to 3.6 V	-	-	25	μA
ΔI_{CC}	additional supply current	$\overline{\text{EN}}$ input $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 3.3 \text{ V}$	-	-	75	μA

[1] Only for output Y and input $\overline{\text{EN}}$.

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 7](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +125 °C			Unit
			Min	Typ ^[1]	Max	Min	Max (85 °C)	Max (125 °C)	

$C_L = 5 \text{ pF}$

t_{pd}	propagation delay	X1 to X2; see Figure 5	[2]						
		$V_{CC} = 0.8 \text{ V}$	-	12.8	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V}$ to 1.3 V	1.2	3.0	3.9	1.2	3.9	3.9	ns
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V	1.0	2.2	2.6	1.0	2.7	2.7	ns
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	0.8	1.9	2.3	0.8	2.4	2.5	ns
		$V_{CC} = 2.3 \text{ V}$ to 2.7 V	0.7	1.6	1.9	0.7	2.0	2.0	ns
		$V_{CC} = 3.0 \text{ V}$ to 3.6 V	0.7	1.4	1.6	0.7	1.7	1.7	ns
		X1 to Y; see Figure 6	[2]						
		$V_{CC} = 0.8 \text{ V}$	-	39.2	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V}$ to 1.3 V	2.5	8.0	10.7	2.3	10.8	10.9	ns
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V	2.2	5.5	6.6	2.0	7.0	7.0	ns
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	1.8	4.4	5.5	1.7	5.9	6.0	ns
		$V_{CC} = 2.3 \text{ V}$ to 2.7 V	1.5	3.5	4.1	1.4	4.4	4.5	ns
		$V_{CC} = 3.0 \text{ V}$ to 3.6 V	1.5	3.1	3.5	1.4	3.8	3.8	ns

Table 8. Dynamic characteristics ...continued
 Voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 7](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +125 °C			Unit
			Min	Typ ^[1]	Max	Min	Max (85 °C)	Max (125 °C)	
C_L = 10 pF									
t _{pd}	propagation delay	X1 to X2; see Figure 5	[2]						
		V _{CC} = 0.8 V	-	20.9	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V	1.4	4.1	5.4	1.3	5.6	5.6	ns
		V _{CC} = 1.4 V to 1.6 V	1.3	2.9	3.6	1.2	3.8	3.8	ns
		V _{CC} = 1.65 V to 1.95 V	1.2	2.5	3.0	1.1	3.2	3.2	ns
		V _{CC} = 2.3 V to 2.7 V	0.9	2.0	2.4	0.8	2.5	2.5	ns
		V _{CC} = 3.0 V to 3.6 V	0.9	1.8	2.1	0.8	2.3	2.3	ns
		X1 to Y; see Figure 6	[2]						
		V _{CC} = 0.8 V	-	46.6	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V	2.7	9.2	12.4	2.5	12.7	12.7	ns
		V _{CC} = 1.4 V to 1.6 V	2.5	6.3	7.8	2.2	8.2	8.2	ns
		V _{CC} = 1.65 V to 1.95 V	2.3	5.0	6.2	2.2	6.7	6.7	ns
		V _{CC} = 2.3 V to 2.7 V	1.8	4.0	4.7	1.7	5.0	5.1	ns
		V _{CC} = 3.0 V to 3.6 V	1.9	3.6	4.2	1.8	4.5	4.5	ns
C_L = 15 pF									
t _{pd}	propagation delay	X1 to X2; see Figure 5	[2]						
		V _{CC} = 0.8 V	-	28.9	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V	1.7	5.2	7.1	1.6	7.2	7.3	ns
		V _{CC} = 1.4 V to 1.6 V	1.6	3.6	4.4	1.6	4.7	4.8	ns
		V _{CC} = 1.65 V to 1.95 V	1.3	3.0	3.7	1.3	3.9	4.0	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.4	2.9	1.0	3.1	3.1	ns
		V _{CC} = 3.0 V to 3.6 V	1.1	2.2	2.5	1.0	2.7	2.7	ns
		X1 to Y; see Figure 6	[2]						
		V _{CC} = 0.8 V	-	53.9	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V	3.1	10.4	14.2	2.8	14.6	14.7	ns
		V _{CC} = 1.4 V to 1.6 V	2.9	7.0	8.5	2.7	9.2	9.3	ns
		V _{CC} = 1.65 V to 1.95 V	2.5	5.6	6.9	2.3	7.4	7.5	ns
		V _{CC} = 2.3 V to 2.7 V	2.1	4.5	5.4	2.0	5.7	5.7	ns
		V _{CC} = 3.0 V to 3.6 V	2.3	4.1	4.7	2.1	5.1	5.1	ns


Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 7](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +125 °C			Unit
			Min	Typ ^[1]	Max	Min	Max (85 °C)	Max (125 °C)	
C_L = 30 pF									
t _{pd}	propagation delay	X1 to X2; see Figure 5	[2]						
		V _{CC} = 0.8 V	-	52.8	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V	2.4	8.5	11.8	2.3	12.2	12.4	ns
		V _{CC} = 1.4 V to 1.6 V	2.2	5.6	6.8	2.0	7.5	7.6	ns
		V _{CC} = 1.65 V to 1.95 V	2.0	4.5	5.6	1.9	6.2	6.2	ns
		V _{CC} = 2.3 V to 2.7 V	1.5	3.7	4.2	1.4	4.6	4.6	ns
		V _{CC} = 3.0 V to 3.6 V	1.7	3.3	3.7	1.6	4.0	4.2	ns
		X1 to Y; see Figure 6	[2]						
		V _{CC} = 0.8 V	-	77.6	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V	3.7	13.8	19.2	3.3	19.8	20.1	ns
		V _{CC} = 1.4 V to 1.6 V	3.4	9.2	11.2	3.1	12.2	12.3	ns
		V _{CC} = 1.65 V to 1.95 V	3.4	7.4	8.8	3.1	9.7	9.7	ns
		V _{CC} = 2.3 V to 2.7 V	2.6	5.9	6.7	2.4	7.4	7.4	ns
		V _{CC} = 3.0 V to 3.6 V	3.2	5.4	6.2	2.9	6.7	6.9	ns
C_L = 5 pF, 10 pF, 15 pF and 30 pF									
C _{PD}	power dissipation capacitance	$\overline{\text{EN}} = \text{GND}; f_i = 1 \text{ MHz}$	[3][4][5]						
		V _{CC} = 0.8 V	-	5.3	-	-	-	-	pF
		V _{CC} = 1.1 V to 1.3 V	-	5.4	-	-	-	-	pF
		V _{CC} = 1.4 V to 1.6 V	-	5.6	-	-	-	-	pF
		V _{CC} = 1.65 V to 1.95 V	-	6.3	-	-	-	-	pF
		V _{CC} = 2.3 V to 2.7 V	-	9.6	-	-	-	-	pF
		V _{CC} = 3.0 V to 3.6 V	-	12.6	-	-	-	-	pF


- [1] All typical values are measured at nominal V_{CC}.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL}.
- [3] All specified values are the average typical values over all stated loads.
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).
 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz;
 f_o = output frequency in MHz;
 C_L = output load capacitance in pF;
 V_{CC} = supply voltage in V;
 N = number of inputs switching;
 Σ(C_L × V_{CC}² × f_o) = sum of the outputs.
- [5] Feedback current is included in the C_{PD}.

12. Waveforms



Measurement points are given in [Table 9](#).
 Logic levels: V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig 5. The input (X1) to output (X2) propagation delays




Measurement points are given in [Table 9](#).
 Logic levels: V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig 6. The input (X1) to output (Y) propagation delays

Table 9. Measurement points

Supply voltage	Output	Input		
V_{CC}	V_M	V_M	V_I	$t_r = t_f$
0.8 V to 3.6 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V_{CC}	≤ 3.0 ns



001aac521

Test data is given in [Table 10](#).

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

R_T = Termination resistance should be equal to the output impedance Z_o of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig 7. Load circuitry for switching times

Table 10. Test data

Supply voltage	Load		V_{EXT}		
V_{CC}	C_L	R_L [1]	t_{PLH}, t_{PHL}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 kΩ or 1 MΩ	open	GND	$2 \times V_{CC}$

[1] For measuring enable and disable times $R_L = 5 \text{ k}\Omega$, for measuring propagation delays, setup and hold times and pulse width $R_L = 1 \text{ M}\Omega$.




Fig 8. Test set-up for measuring forward transconductance




Fig 9. Typical forward transconductance as a function of supply voltage

13. Application information

Crystal controlled oscillator circuits are widely used in clock pulse generators because of their excellent frequency stability and wide operating frequency range. The use of the 74AUP1Z04 provides the additional advantages of low power dissipation, stable operation over a wide range of frequency and temperature and a very small footprint. This application information describes crystal characteristics, design and testing of crystal oscillator circuits based on the 74AUP1Z04.

13.1 Crystal characteristics

Figure 10 is the equivalent circuit of a quartz crystal.

The reactive and resistive component of the impedance of the crystal alone and the crystal with a series and a parallel capacitance is shown in Figure 11





Fig 10. Equivalent circuit of a crystal



13.1.1 Design

Figure 12 shows the recommended way to connect a crystal to the 74AUP1Z04. This circuit is basically a Pierce oscillator circuit in which the crystal is operating at its fundamental frequency and is tuned by the parallel load capacitance of C₁ and C₂. C₁ and C₂ are in series with the crystal. They should be approximately equal. R₁ is the drive-limiting resistor and is set to approximately the same value as the reactance of C₁ at the crystal frequency (R₁ = X_{C1}). This will result in an input to the crystal of 50 % of the rail-to-rail output of X2. This keeps the drive level into the crystal within drive specifications (the designer should verify this). Overdriving the crystal can cause damage.

The internal 1 MΩ resistor provides negative feedback and sets a bias point of the inverter near mid-supply, operating the 74AUP1GU04 portion in the high gain linear region.

To calculate the values of C₁ and C₂, the designer can use the formula:

$$C_L = \frac{C_1 \times C_2}{C_1 + C_2} + C_s$$

C_L is the load capacitance as specified by the crystal manufacturer, C_s is the stray capacitance of the circuit (for the 74AUP1Z04 this is equal to an input capacitance of 1.5 pF).




Fig 12. Crystal oscillator configuration for the 74AUP1Z04

13.1.2 Testing

After the calculations are performed for a particular crystal, the oscillator circuit should be tested. The following simple checks will verify the prototype design of a crystal controlled oscillator circuit. Perform them after laying out the board:

- Test the oscillator over worst-case conditions (lowest supply voltage, worst-case crystal and highest operating temperature). Adding series and parallel resistors can simulate a worst-case crystal.
- Insure that the circuit does not oscillate without the crystal.
- Check the frequency stability over a supply range greater than that which is likely to occur during normal operation.
- Check that the start-up time is within system requirements.

As the 74AUP1Z04 isolates the system loading, once the design is optimized, the single layout may work in multiple applications for any given crystal.

14. Package outline

Plastic surface-mounted package; 6 leads

SOT363




Fig 13. Package outline SOT363 (SC-88)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm

SOT886




Fig 14. Package outline SOT886 (XSON6)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm

SOT891




Fig 15. Package outline SOT891 (XSON6)

15. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

16. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP1Z04_1	20061212	Product data sheet	-	-

17. Legal information

17.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: salesaddresses@nxp.com

19. Contents

1 General description 1

2 Features 1

3 Ordering information 2

4 Marking 2

5 Functional diagram 2

6 Pinning information 3

6.1 Pinning 3

6.2 Pin description 3

7 Functional description 3

8 Limiting values 4

9 Recommended operating conditions 4

10 Static characteristics 4

11 Dynamic characteristics 9

12 Waveforms 12

13 Application information 14

13.1 Crystal characteristics 14

13.1.1 Design 15

13.1.2 Testing 16

14 Package outline 17

15 Abbreviations 20

16 Revision history 20

17 Legal information 21

17.1 Data sheet status 21

17.2 Definitions 21

17.3 Disclaimers 21

17.4 Trademarks 21

18 Contact information 21

19 Contents 22

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2006.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 December 2006

Document identifier: 74AUP1Z04_1